Abstract-This paper shows the design of a broadband single-end low noise amplifier for UWB system with TSMC 0.18 µm CMOS processes. The proposed amplifier achieves broadband input matching by cascode feedback topology with parallel resonate cavity and the bandwidth is from 3.1 GHz to 10.1 GHz. The simulation results are as follows: 12 ± 1 dB of gain, the input/output return loss are greater than 10 dB, minimum noise figure is about 3.3 dB, and 1 dB gain compression point is about −15 dBm. The total current consumption included bias network is 9.1 mA under a 1.8 V single supply voltage. Chip area is 0.8 mm × 0.8 mm.
INTRODUCTION
The Federal Communications Commission (FCC) authorizes the unlicensed use of Ultra-Wideband (UWB) technology, this technology could be applied in various kinds of commodities. Under the FCC UWB rules, Wireless UWB has a wide bandwidth with an actual transmitting range of approximately 10 meters, and rate of transmitting data between 110 Mbps and 480 Mbps. The power dissipation needed by UWB is very low, having its frequency range at 3.1-10.6 GHz [1] , and limited power emission at −41.3 dBm/MHz.
As we can see apparently, UWB technology announces the coming of the high-speed wireless technology new age. This high-speed technology can be applied in wireless network, home network connection, short distance radar, etc. Specific devices like multimedia DVDs, high quality television images, satellites, and televisions are some examples of its application. Moreover, in the coming future, digital cameras, scanners, printers and MP3 players can be connected to computers wirelessly, rather than the wired connection used presently. Through the brief description of UWB technology above, we shall foresee the future prevalence of high-speed wireless consuming multimedia facilities, not to mention the immense commercial profit it will produce.
The feedback architecture is widely used in wideband amplifiers, and performs well in wideband matching and flat gain. Based on the Feedback topology, this paper shows with the combination of parallel resonate matching [2] [3] [4] , using of inductance of the input matching network can be reduced and leading to smaller chip area.
The paper is organized as the following. After the introduction, comes the Section 2 describing how we design wideband LNA; the Section 3 explains the simulating result, and the last chapter is the conclusion. 
DESIGN OF AMPLIFIER
A load is placed at Z 2 which can be plotted on the Smith chart and it's trace as shown in Fig. 1 
, connect it with parallel resonate cavity, and design an appropriate resonate cavity L and C value, making resonate frequency fall on ω 0 , and utilizes −jB offered at low frequency resonate cavity and +jB offered at high frequency, −jB 1 and +jB 2 at Y 2 could be eliminated, as showed in Fig. 1(b) , thus we achieve wideband matching. Mostly the bandwidth of the wideband amplifier does not always go through the real axis precisely, as Z 1 in Fig. 1(a) or make the central point of the bandwidth falls accurately on the real axis. We can move the frequency load to the real axis by adding a "component" to it. Figure 2 is the LNA topology we designed. The first step is to choose the size of transistor M3 in order to achieve minimal noise figure. In next step, we decide the device value of the input matching network which is composed of L1, C M , R M and L3. A υ is the open loop voltage gain of the LNA [5] , while C2 can resist the output stage current from Cascode [6] and achieve optimization of transistor (M3) bias and increase the gm value by separating the first stage output DC level from the first stage input DC level. By doing so, power dissipation is decreased and the gain of the amplifier is increased. Also, appropriate regulation of R1 can enable the input resistance to approach the matching to 50 Ω. L1 and C M will cause parallel resonate by using the inductive reactance and capacitive reactance appeared before and after the resonating, we can eliminate the reactance of the circuit we want to match. Then, the impedance in certain frequency range will approach 50 Ω; thus the broadband matching achieved. Inductor L3 can move the matching bandwidth to the real axis. As showed in Figs. 4(a) and (b), we find that the closer the high frequency approaches the central of the circle, the better matching effect achieves. With better matching effects, the gain will improve without extra power dissipation.
There is an amplifying effect at the output stage also, which can increase the total gain. As we can see in Fig. 5 , by using active load, the output impedance equals R out = 1/g m3 // r o4 ∼ = 1/g m3 . Then, regulate 1/g m3 as approximately 50 Ω, and we achieve matching at the output.
In order to extend the Bandwidth, the output load of cascode amplifier will be done with inductive-peaking technique as showed in Fig. 2 . Inductor L2 will give the cascode amplifier output an extra zero to eliminate the pole, and extend the bandwidth. Because the Cascode stage is the main amplifier, the current being nearly 6 mA, we will parallel 6-7 resistors to prevent the wire be broken in actual application. Knowing that process variations usually occur in semiconductor process, this circuit adopts PMOS to complete the resister device of inductive-peaking. When operating PMOS at the deep triode region [7] , the MOS device performs like a resistor (see M1 in Fig. 2) , keeping the gate voltage of M1 low, so that all loads of the voltage output amplitudes remain in the deep triode region. Resistance RON is showed in Equation (3).
The proposed architecture shown in Fig. 2 is applied to a 3 .1∼10.1 GHz broadband amplifier based on 0.18 µm CMOS technology. The simulated maximum gain is 13.1 dB at 6.6 GHz and 1 dB of gain flatness as shown in Fig. 6(a) .The simulated NF shows a minimum value of 3.3 dB at 8.9 GHz as shown in Fig. 6(b) . The input/output matching simulation results are shown in Figs. 6(c) and (d) respectively. S11 and S22 of LNA are less than −10 dB in the frequency ranges of interest. The stability of LNA was simulated as shown in Fig. 6(e) , and it is satisfied in the operation frequency range. The input third intercept point is performed at 5.5 GHz and 10.5 GHz. The performance simulation results for proposed LNA are summarized in Table 1 . Chip Size (mm×mm) 0.8 × 0.8
CONCLUSIONS
The novel broadband amplifier is achieved by combining the cascode feedback topology and parallel resonant cavity. The designed LNA is applied to a 3.1 ∼ 10.1 GHz UWB amplifier implementation based on 0.18 µm CMOS technology. The simulation results show 12 dB gain, minimum noise figure 3.3 dB, and less than −10 dB input/output matching within bandwidth with 16.4 mW power consumption. This proposed broadband LNA could be used for UWB system.
